


TSZ121, TSZ122, TSZ124

Very high accuracy (5 μV) zero drift micropower 5 V operational amplifiers

Datasheet - production data



Features

- Very high accuracy and stability: offset voltage 5 μV max at 25 °C, 8 μV over full temperature range (-40 °C to 125 °C)
- Rail-to-rail input and output
- Low supply voltage: 1.8 5.5 V
- Low power consumption: 40 µA max. at 5 V
- Gain bandwidth product: 400 kHz
- High tolerance to ESD: 4 kV HBM
- Extended temperature range: -40 to 125 °C
- Micro-packages: SC70-5, DFN8 2x2, and QFN16 3x3

Benefits

- Higher accuracy without calibration
- Accuracy virtually unaffected by temperature change

Related products

See TSV711 or TSV731 for continuous-time precision amplifiers

Applications

- Battery-powered applications
- Portable devices
- Signal conditioning
- Medical instrumentation

Description

The TSZ12x series of high precision operational amplifiers offer very low input offset voltages with virtually zero drift.

TSZ121 is the single version, TSZ122 the dual version, and TSZ124 the quad version, with pinouts compatible with industry standards.

The TSZ12x series offers rail-to-rail input and output, excellent speed/power consumption ratio, and 400 kHz gain bandwidth product, while consuming less than 40 μ A at 5 V. The devices also feature an ultra-low input bias current.

These features make the TSZ12x family ideal for sensor interfaces, battery-powered applications and portable applications.


Contents

1	Package	pin conn	ections	3
2			m ratings and operating conditions	
3			eristics	
4			eristic curves	
5			nation	
	5.1		theory	
	0.1	5.1.1	Time domain	
		5.1.2	Frequency domain	
	5.2	Operating	voltages	
	5.3		/oltage ranges	
	5.4		l input	
	5.5	Input offse	et voltage drift over temperature	20
	5.6		l output	
	5.7		e load	
	5.8	-	ut recommendations	
	5.9	-	application recommendation	
	5.10	-	tion ration (EMIRR)	
	5.11	-	n examples	
		5.11.1	Oxygen sensor	
		5.11.2	Precision instrumentation amplifier	23
		5.11.3	Low-side current sensing	24
6	Package	informat	ion	25
	6.1	SC70-5 (c	or SOT323-5) package information	26
	6.2	SOT23-5	package information	27
	6.3	DFN8 2x2	2 package information	29
	6.4	MiniSO8 p	package information	31
	6.5	SO8 pack	age information	32
	6.6	QFN16 3>	3 package information	33
	6.7		package information	
7	Ordering	g informat	ion	36
8	`			



1 Package pin connections

Figure 1: Pin connections for each package (top view)



1. The exposed pads of the DFN8 2x2 and the QFN16 3x3 can be connected to VCC- or left floating.

2 Absolute maximum ratings and operating conditions

Table 1: Absolute maximum ratings (AMR)

Symbol	Parameter		Value	Unit
Vcc	Supply voltage (1)		6	
V _{id}	Differential input voltage (2)		±V _{CC}	V
Vin	Input voltage (3)	(V_{CC-}) - 0.2 to (V_{CC+}) + 0.2		
l _{in}	Input current (4)		10	mA
T _{stg}	Storage temperature		-65 to 150	°C
Tj	Maximum junction temperature		150	C
		SC70-5	205	
		SOT23-5	250	°C/W
		DFN8 2x2	57	
R _{thja}	Thermal resistance junction to ambient (5) (6)	MiniSO8	190	
		SO8	125	
		QFN16 3x3	39	
		100		
	HBM: human body model (7)		4	kV
ESD	MM: machine model (8)		300	V
	CDM: charged device model (9)	1.5	kV	
	Latch-up immunity		200	mA

Table 2: Operating conditions

Symbol	Parameter	Value	Unit
V _{cc}	Supply voltage	1.8 to 5.5	W
V_{icm}	Common mode input voltage range	(V_{CC-}) - 0.1 to (V_{CC+}) + 0.1	V
T _{oper}	Operating free air temperature range	-40 to 125	°C



⁽¹⁾All voltage values, except the differential voltage are with respect to the network ground terminal.

⁽²⁾The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.

 $^{^{(3)}}$ V $_{cc}$ - V $_{in}$ must not exceed 6 V, Vin must not exceed 6 V

⁽⁴⁾Input current must be limited by a resistor in series with the inputs.

 $^{^{(5)}}$ R_{th} are typical values.

⁽⁶⁾Short-circuits can cause excessive heating and destructive dissipation.

⁽⁷⁾Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all couples of pin combinations with other pins floating.

⁽⁸⁾Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin combinations with other pins floating.

⁽⁹⁾Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to ground.

3 Electrical characteristics

Table 3: Electrical characteristics at VCC+ = 1.8 V with VCC- = 0 V, Vicm = VCC/2, T = 25 $^{\circ}$ C, and RL = 10 k Ω connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		DC performance			I		
.,		T = 25 °C		1	5		
V_{io}	Input offset voltage	-40 °C < T < 125 °C			8	μV	
ΔV _{io} /ΔΤ	Input offset voltage drift (1)	-40 °C < T < 125 °C		10	30	nV/°C	
	Input bias current	T = 25 °C		50	200 (2)		
l _{ib}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C			300 ⁽²⁾	•	
	Input offset current	T = 25 °C		100	400 ⁽²⁾	pA	
l _{io}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C			600 ⁽²⁾		
	Common mode rejection	T = 25 °C	110	122			
CMR	$ \begin{array}{l} \text{ratio, 20 log } (\Delta V_{\text{icm}}/\Delta V_{\text{io}}), \\ V_{\text{ic}} = 0 \text{ V to } V_{\text{CC}}, \\ V_{\text{out}} = V_{\text{CC}}/2, \text{ R}_{\text{L}} > 1 \text{ M}\Omega \end{array} $	-40 °C < T < 125 °C	110			dB	
	Large signal voltage gain,	T = 25 °C	118	135			
A_{vd}	$V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	-40 °C < T < 125 °C	110				
	Likely Level and out walks as	T = 25 °C			30		
V _{OH}	High-level output voltage	-40 °C < T < 125 °C			70	\ <i>/</i>	
	V _{OL} Low-level output voltage	T = 25 °C			30	mV	
V _{OL}		-40 °C < T < 125 °C			70		
	1 ()/)/)	T = 25 °C	7	8			
	I_{sink} ($V_{out} = V_{CC}$)	-40 °C < T < 125 °C	6			A	
l _{out}	1 ()/ 0.1/)	T = 25 °C	5	7		mA	
	$I_{\text{source}} (V_{\text{out}} = 0 \text{ V})$	-40 °C < T < 125 °C	4				
	Supply current	T = 25 °C		28	40		
Icc	(per amplifier, $V_{out} = V_{CC}/2$, $R_L > 1 M\Omega$)	-40 °C < T < 125 °C			40	μΑ	
		AC performance					
GBP	Gain bandwidth product			400		kHz	
F_u	Unity gain frequency			300		IXI IZ	
φm	Phase margin	R_L = 10 k Ω , C_L = 100 pF		55		Degrees	
G_{m}	Gain margin			17		dB	
SR	Slew rate (3)			0.17		V/µs	
ts	Setting time	To 0.1 %, V_{in} = 1 Vp-p, R _L = 10 kΩ, C _L = 100 pF		50		μs	
e_n	Equivalent input noise	f = 1 kHz		60		nV/√Hz	
On .	voltage	f = 10 kHz		60		11 7 7 11 12	
C_s	Channel separation	f = 100 Hz		120		dB	



Electrical characteristics

TSZ121, TSZ122, TSZ124

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	Initialization times	T = 25 °C		50		
t _{init}	Initialization time	-40 °C < T < 125 °C		100		μs

⁽¹⁾See Section 5.5: "Input offset voltage drift over temperature". Input offset measurements are performed on x100 gain configuration. The amplifiers and the gain setting resistors are at the same temperature.

⁽²⁾Guaranteed by design

 $^{^{(3)}}$ Slew rate value is calculated as the average between positive and negative slew rates.

Table 4: Electrical characteristics at VCC+ = 3.3 V with VCC- = 0 V, Vicm = VCC/2, T = 25 $^{\circ}$ C, and RL = 10 k Ω connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
-		DC performance					
		T = 25 °C		1	5		
V_{io}	Input offset voltage	-40 °C < T < 125 °C			8	μV	
ΔV _{io} /ΔΤ	Input offset voltage drift (1)	-40 °C < T < 125 °C	-40 °C < T < 125 °C		30	nV/°C	
_	Input bias current	T = 25 °C		60	200 (2)		
l _{ib}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C			300 ⁽²⁾		
	Input offset current	T = 25 °C		120	400 ⁽²⁾	pА	
l _{io}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C			600 ⁽²⁾		
	Common mode rejection	T = 25 °C	115	128			
CMR	$ \begin{array}{c} \text{ratio, 20 log } (\Delta V_{\text{icm}}/\Delta V_{\text{io}}), \\ V_{\text{ic}} = 0 \text{ V to } V_{\text{CC}}, \\ V_{\text{out}} = V_{\text{CC}}/2, \text{ R}_{\text{L}} > 1 \text{ M}\Omega \end{array} $	-40 °C < T < 125 °C	115			dB	
٨	Large signal voltage gain,	T = 25 °C	118	135			
A_{vd}	$V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	-40 °C < T < 125 °C	110				
	High level evitorit veltere	T = 25 °C			30		
V _{OH}	High-level output voltage	-40 °C < T < 125 °C			70	\	
\ /	Low-level output voltage	T = 25 °C			30	mV	
V_{OL}	Low-level output voltage	-40 °C < T < 125 °C			70		
	I (\(\(\ \ \ \ \ \ \ \ \ \ \ \ \ \	T = 25 °C	15	18			
	I _{sink} (V _{out} = V _{CC})	-40 °C < T < 125 °C	12			∞ Λ	
l _{out}		T = 25 °C	14	16		mA mA	
	I _{source} (V _{out} = 0 V)	-40 °C < T < 125 °C	10				
	Supply current	T = 25 °C		29	40		
I _{CC}	(per amplifier, $V_{out} = V_{CC}/2$, $R_L > 1 M\Omega$)	-40 °C < T < 125 °C			40	μΑ	
	,	AC performance					
GBP	Gain bandwidth product			400		kHz	
F_{u}	Unity gain frequency			300		KIIZ	
φm	Phase margin	R_L = 10 k Ω , C_L = 100 pF		56		Degrees	
G_{m}	Gain margin			19		dB	
SR	Slew rate (3)			0.19		V/µs	
t _s	Setting time	To 0.1 %, V_{in} = 1 Vp-p, R_L = 10 kΩ, C_L = 100 pF		50		μs	
Δ.	Equivalent input noise	f = 1 kHz		40		nV/√Hz	
e _n	voltage	f = 10 kHz		40		¬ nv/√Hz	
Cs	Channel separation	f = 100 Hz		120		dB	
t _{in t}	Initialization time	T = 25 °C		50		lie	
t _{init}	iiiiidii2dii011 tii116	-40 °C < T < 125 °C		100		μs	



⁽¹⁾See Section 5.5: "Input offset voltage drift over temperature". Input offset measurements are performed on x100 gain configuration. The amplifiers and the gain setting resistors are at the same temperature.

⁽²⁾Guaranteed by design

 $^{^{(3)}}$ Slew rate value is calculated as the average between positive and negative slew rates.

Table 5: Electrical characteristics at VCC+ = 5 V with VCC- = 0 V, Vicm = VCC/2, T = 25 $^{\circ}$ C, and RL = 10 k Ω connected to VCC/2 (unless otherwise specified)

Symbol			Min.	Тур.	Max.	Unit
•		DC performance				
		T = 25 °C		1	5	
V_{io}	Input offset voltage	-40 °C < T < 125 °C			8	μV
ΔV _{io} /ΔΤ	Input offset voltage drift (1)	-40 °C < T < 125 °C		10	30	nV/°C
	Input bias current	T = 25 °C		70	200 (2)	
l _{ib}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C			300 ⁽²⁾	
	Input offset current	T = 25 °C		140	400 ⁽²⁾	pА
l _{io}	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C			600 ⁽²⁾	
	Common mode rejection	T = 25 °C	115	136		
CMR	$ \begin{array}{c} \text{ratio, 20 log } (\Delta V_{\text{icm}}/\Delta V_{\text{io}}), \\ V_{\text{ic}} = 0 \text{ V to } V_{\text{CC}}, \\ V_{\text{out}} = V_{\text{CC}}/2, \text{ R}_{\text{L}} > 1 \text{ M}\Omega \end{array} $	-40 °C < T < 125 °C	115			
	Supply voltage rejection	T = 25 °C	120	140		
SVR	$ \begin{array}{c} \text{ratio, 20 log } (\Delta V_{\text{CC}}/\Delta V_{\text{io}}), \\ V_{\text{CC}} = 1.8 \text{ V to } 5.5 \text{ V}, \\ V_{\text{out}} = V_{\text{CC}}/2, \text{ R}_{\text{L}} > 1 \text{ M}\Omega \end{array} $	-40 °C < T < 125 °C	120			dB
A_{vd}	Large signal voltage gain,	T = 25 °C	120	135		uВ
	$V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	-40 °C < T < 125 °C	110			
	EMI rejection rate = -20 log (V _{RFpeak} /ΔV _{io})	$V_{RF} = 100 \text{ mV}_p, f = 400 \text{ MHz}$		84		
EMIRR (3)		$V_{RF} = 100 \text{ mV}_p, f = 900 \text{ MHz}$		87		
LIVIIKK		$V_{RF} = 100 \text{ mV}_p, f = 1800 \text{ MHz}$		90		
		$V_{RF} = 100 \text{ mV}_p, f = 2400 \text{ MHz}$		91		
V_{OH}	High-level output voltage	T = 25 °C			30	
VOH	Tilgri-level odtput voltage	-40 °C < T < 125 °C			70	mV
V_{OL}	Low-level output voltage	T = 25 °C			30	IIIV
V OL	Low-level output voltage	-40 °C < T < 125 °C			70	
	I _{sink} (V _{out} = V _{CC})	T = 25 °C	15	18		
l _{out}	Isink (Vout – VCC)	-40 °C < T < 125 °C	14			mA
out	I _{source} (V _{out} = 0 V)	T = 25 °C	14	17		1117 (
	Isource (Vout — VV)	-40 °C < T < 125 °C	12			
	Supply current	T = 25 °C		31	40	•
Icc	(per amplifier, $V_{out} = V_{CC}/2$, $R_L > 1 M\Omega$)	-40 °C < T < 125 °C			40	μΑ
		AC performance				
GBP	Gain bandwidth product			400		kHz
F_{u}	Unity gain frequency			300		NI IZ
φm	Phase margin	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		53		Degrees
G_{m}	Gain margin			19		dB
SR	Slew rate (4)			0.19		V/µs



Electrical characteristics

TSZ121, TSZ122, TSZ124

Symbol	Parameter Conditions		Min.	Тур.	Max.	Unit
t _s	Setting time	To 0.1 %, V_{in} = 100 mVp-p, R_L = 10 k Ω , C_L = 100 pF		10		μs
Equivalent input nois		f = 1 kHz		37		nV/√Hz
e _n	voltage	f = 10 kHz		37		NV/VHZ
Cs	Channel separation	f = 100 Hz		120		dB
t _{init}	I se re e	T = 25 °C		50		
	Initialization time	-40 °C < T < 125 °C		100		μs


⁽¹⁾See Section 5.5: "Input offset voltage drift over temperature". Input offset measurements are performed on x100 gain configuration. The amplifiers and the gain setting resistors are at the same temperature.

⁽²⁾Guaranteed by design

⁽³⁾Tested on SC70-5 package

⁽⁴⁾Slew rate value is calculated as the average between positive and negative slew rates.

4 Electrical characteristic curves











Figure 4: Input offset voltage distribution at VCC = 3.3 V






































































Figure 28: Noise vs. frequency and temperature Equivalent Input Voltage Noise (nV/√Hz) 180 160 Vicm=Vcc/2 140 Vcc=5.5V 120 100 80 125°C 60 40 -40°Ć 20 100 Frequency (Hz)























5 Application information

5.1 Operation theory

The TSZ121, TSZ122, and TSZ124 are high precision CMOS devices. They achieve a low offset drift and no 1/f noise thanks to their chopper architecture. Chopper-stabilized amps constantly correct low-frequency errors across the inputs of the amplifier.

Chopper-stabilized amplifiers can be explained with respect to:

- Time domain
- Frequency domain

5.1.1 Time domain

The basis of the chopper amplifier is realized in two steps. These steps are synchronized thanks to a clock running at 400 kHz.

Figure 38: Block diagram in the time domain (step 1)




Figure 39: Block diagram in the time domain (step 2)




Figure 38: "Block diagram in the time domain (step 1)" shows step 1, the first clock cycle, where V_{io} is amplified in the normal way.


Figure 39: "Block diagram in the time domain (step 2)" shows step 2, the second clock cycle, where Chop1 and Chop2 swap paths. At this time, the V_{io} is amplified in a reverse way as compared to step 1.

At the end of these two steps, the average V_{io} is close to zero.

The A2(f) amplifier has a small impact on the V_{io} because the V_{io} is expressed as the input offset and is consequently divided by A1(f).

In the time domain, the offset part of the output signal before filtering is shown in *Figure 40:* "Vio cancellation principle".

Figure 40: Vio cancellation principle




The low pass filter averages the output value resulting in the cancellation of the Vio offset.

The 1/f noise can be considered as an offset in low frequency and it is canceled like the V_{io} , thanks to the chopper technique.

5.1.2 Frequency domain

The frequency domain gives a more accurate vision of chopper-stabilized amplifier architecture.

Figure 41: Block diagram in the frequency domain



The modulation technique transposes the signal to a higher frequency where there is no 1/f noise, and demodulate it back after amplification.

- According to Figure 41: "Block diagram in the frequency domain", the input signal V_{in} is modulated once (Chop1) so all the input signal is transposed to the high frequency domain.
- 2. The amplifier adds its own error (V_{io} (output offset voltage) + the noise V_n (1/f noise)) to this modulated signal.
- 3. This signal is then demodulated (Chop2), but since the noise and the offset are modulated only once, they are transposed to the high frequency, leaving the output signal of the amplifier without any offset and low frequency noise. Consequently, the input signal is amplified with a very low offset and 1/f noise.
- 4. To get rid of the high frequency part of the output signal (which is useless) a low pass filter is implemented.

To further suppress the remaining ripple down to a desired level, another low pass filter may be added externally on the output of the TSZ121, TSZ122, or TSZ124 device.

5.2 Operating voltages

TSZ121, TSZ122, and TSZ124 devices can operate from 1.8 to 5.5 V. The parameters are fully specified for 1.8 V, 3.3 V, and 5 V power supplies. However, the parameters are very stable in the full $V_{\rm CC}$ range and several characterization curves show the TSZ121, TSZ122, and TSZ124 device characteristics at 1.8 V and 5.5 V. Additionally, the main specifications are guaranteed in extended temperature ranges from -40 to 125 ° C.

5.3 Input pin voltage ranges

TSZ121, TSZ122, and TSZ124 devices have internal ESD diode protection on the inputs. These diodes are connected between the input and each supply rail to protect the input MOSFETs from electrical discharge.

If the input pin voltage exceeds the power supply by $0.5~\rm V$, the ESD diodes become conductive and excessive current can flow through them. Without limitation this over current can damage the device.

In this case, it is important to limit the current to 10 mA, by adding resistance on the input pin, as described in *Figure 42: "Input current limitation"*.

TSZ121, TSZ122, TSZ124

S V

Vin Vout

Figure 42: Input current limitation

5.4 Rail-to-rail input

TSZ121, TSZ122, and TSZ124 devices have a rail-to-rail input, and the input common mode range is extended from (V_{CC-}) - 0.1 V to (V_{CC+}) + 0.1 V.

5.5 Input offset voltage drift over temperature

The maximum input voltage drift variation over temperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effect of temperature variations.

The maximum input voltage drift over temperature is computed using *Equation 1*.

Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25 \,^{\circ}C)}{T - 25 \,^{\circ}C} \right|$$

Where T = -40 °C and 125 °C.

The TSZ121, TSZ122, and TSZ124 datasheet maximum value is guaranteed by measurements on a representative sample size ensuring a C_{pk} (process capability index) greater than 1.3.

5.6 Rail-to-rail output


The operational amplifier output levels can go close to the rails: to a maximum of 30 mV above and below the rail when connected to a 10 k Ω resistive load to $V_{CC}/2$.

5.7 Capacitive load

Driving large capacitive loads can cause stability problems. Increasing the load capacitance produces gain peaking in the frequency response, with overshoot and ringing in the step response. It is usually considered that with a gain peaking higher than 2.3 dB an op amp might become unstable.

Generally, the unity gain configuration is the worst case for stability and the ability to drive large capacitive loads.

Figure 43: "Stability criteria with a serial resistor at VDD = 5 V" and Figure 44: "Stability criteria with a serial resistor at VDD = 1.8 V" show the serial resistor that must be added to the output, to make a system stable. Figure 45: "Test configuration for Riso" shows the test configuration using an isolation resistor, Riso.







Figure 45: Test configuration for Riso



5.8 PCB layout recommendations

Particular attention must be paid to the layout of the PCB, tracks connected to the amplifier, load, and power supply. The power and ground traces are critical as they must provide adequate energy and grounding for all circuits. Good practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance.

In addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used.

The copper traces that connect the output pins to the load and supply pins should be as wide as possible to minimize trace resistance.

5.9 Optimized application recommendation

TSZ121, TSZ122, and TSZ124 devices are based on chopper architecture. As they are switched devices, it is strongly recommended to place a 0.1 μ F capacitor as close as possible to the supply pins.

A good decoupling has several advantages for an application. First, it helps to reduce electromagnetic interference. Due to the modulation of the chopper, the decoupling capacitance also helps to reject the small ripple that may appear on the output.

TSZ121, TSZ122, and TSZ124 devices have been optimized for use with 10 k Ω in the feedback loop. With this, or a higher value of resistance, these devices offer the best performance.

5.10 EMI rejection ration (EMIRR)

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification.

The TSZ121, TSZ122, and TSZ124 have been specially designed to minimize susceptibility to EMIRR and show an extremely good sensitivity. *Figure 46: "EMIRR on IN+ pin"* shows the EMIRR IN+ of the TSZ121, TSZ122, and TSZ124 measured from 10 MHz up to 2.4 GHz.




Figure 46: EMIRR on IN+ pin

5.11 Application examples

5.11.1 Oxygen sensor

The electrochemical sensor creates a current proportional to the concentration of the gas being measured. This current is converted into voltage thanks to R resistance. This voltage is then amplified by TSZ121, TSZ122, and TSZ124 devices (see *Figure 47: "Oxygen sensor principle schematic"*).

R1 VCC VCC Vout TSZ121, TSZ122, TSZ124

Figure 47: Oxygen sensor principle schematic

The output voltage is calculated using *Equation 2*:

Equation 2

$$V_{out} = (I \times R - V_{io}) \times \left(\frac{R_2}{R_1} + 1\right)$$


As the current delivered by the O2 sensor is extremely low, the impact of the V_{io} can become significant with a traditional operational amplifier. The use of the chopper amplifier of the TSZ121, TSZ122, or TSZ124 is perfect for this application.

In addition, using TSZ121, TSZ122, or TSZ124 devices for the O2 sensor application ensures that the measurement of O2 concentration is stable even at different temperature thanks to a very good $\Delta V_{io}/\Delta T.$

5.11.2 Precision instrumentation amplifier

The instrumentation amplifier uses three op amps. The circuit, shown in *Figure 48:* "Precision instrumentation amplifier schematic", exhibits high input impedance, so that the source impedance of the connected sensor has no impact on the amplification.

Figure 48: Precision instrumentation amplifier schematic



The gain is set by tuning the Rg resistor. With R1 = R2 and R3 = R4, the output is given by *Equation 3*.

Equation 3

$$V_{out} = (V_2 - V_1) \left[\frac{R_4}{R_2} \cdot \frac{2R_f}{R_g} + 1 \right]$$

The matching of R1, R2 and R3, R4 is important to ensure a good common mode rejection ratio (CMR).

5.11.3 Low-side current sensing

Power management mechanisms are found in most electronic systems. Current sensing is useful for protecting applications. The low-side current sensing method consists of placing a sense resistor between the load and the circuit ground. The resulting voltage drop is amplified using TSZ121, TSZ122, and TSZ124 devices (see *Figure 49: "Low-side current sensing schematic"*).

Rg1 Rf1 Vout Vout TSZ121, TSZ122, TSZ124

Figure 49: Low-side current sensing schematic

Vout can be expressed as follows:

Equation 4

$$V_{out} = R_{shunt} \times I \left(1 - \frac{R_{g2}}{R_{g2} + R_{f2}} \right) \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p \left(\frac{R_{g2} \times R_{f2}}{R_{g2} + R_{f2}} \right) \times \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n \times R_{f1} - V_{io} \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_{g2} \times R_{f2} + I_{g2} + I_{g3} + I_{g3$$

Assuming that $R_{f2} = R_{f1} = R_f$ and $R_{g2} = R_{g1} = R_g$, *Equation 4* can be simplified as follows:

Equation 5

$$V_{out} = R_{shunt} \times I\left(\frac{R_f}{R_g}\right) - V_{io}\left(1 + \frac{R_f}{R_g}\right) + R_f \times I_{io}$$

The main advantage of using the chopper of the TSZ121, TSZ122, and TSZ124, for a low-side current sensing, is that the errors due to V_{io} and I_{io} are extremely low and may be neglected.

Therefore, for the same accuracy, the shunt resistor can be chosen with a lower value, resulting in lower power dissipation, lower drop in the ground path, and lower cost.

Particular attention must be paid on the matching and precision of R_{g1} , R_{g2} , R_{f1} , and R_{f2} , to maximize the accuracy of the measurement.

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

6.1 SC70-5 (or SOT323-5) package information

DIMENSIONS IN IMM

SIDE VIEW

GALIGE PLANE

GALIGE PLANE

GALIGE PLANE

D

GALIGE PLANE

TOP VIEW

D

GALIGE PLANE

TOP VIEW

Figure 50: SC70-5 (or SOT323-5) package outline

Table 6: SC70-5 (or SOT323-5) mechanical data

	Dimensions								
Ref.		Millimeters		Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
А	0.80		1.10	0.032		0.043			
A1			0.10			0.004			
A2	0.80	0.90	1.00	0.032	0.035	0.039			
b	0.15		0.30	0.006		0.012			
С	0.10		0.22	0.004		0.009			
D	1.80	2.00	2.20	0.071	0.079	0.087			
Е	1.80	2.10	2.40	0.071	0.083	0.094			
E1	1.15	1.25	1.35	0.045	0.049	0.053			
е		0.65			0.025				
e1		1.30			0.051				
L	0.26	0.36	0.46	0.010	0.014	0.018			
<	0°		8°	0°		8°			

6.2 SOT23-5 package information

E e1 D 5x b \(\text{\tint{\text{\tilit{\text{\til\titt{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tett{\text{\text{\text{\text{\text{\texi{\text{\texi{\text{\text{\texi{\texi{\text{\texi{\texi{\texi{\texi{\texi{\texi{\text{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\tet

Figure 51: SOT23-5 package outline

Table 7: SOT23-5 mechanical data

		Dimensions							
Ref.	Millimeters			Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
А			1.45			0.057			
A1		0.00	0.15		0.000	0.006			
A2	1.15	0.90	1.30	0.045	0.035	0.051			
b		0.30	0.50		0.012	0.020			
С		0.08	0.22		0.003	0.009			
D	2.90			0.114					
Е	2.80			0.110					
E1	1.60			0.063					
е	0.95			0.037					
e1	1.90			0.075					
L	0.45	0.30	0.60	0.018	0.012	0.024			
S	4	0	8	4	0	8			

1.10

1

0.95

2

3

4

0.60

Figure 52: SOT23-5 recommended footprint

6.3 DFN8 2x2 package information

Figure 53: DFN8 2x2 package outline

Table 8: DFN8 2x2 mechanical data

D2

	Dimensions								
Ref.		Millimeters	;	Inches					
	Min.	Тур.	Max.	Min.	Тур.	Max.			
Α	0.51	0.55	0.60	0.020	0.022	0.024			
A1			0.05			0.002			
А3		0.15			0.006				
b	0.18	0.25	0.30	0.007	0.010	0.012			
D	1.85	2.00	2.15	0.073	0.079	0.085			
D2	1.45	1.60	1.70	0.057	0.063	0.067			
Е	1.85	2.00	2.15	0.073	0.079	0.085			
E2	0.75	0.90	1.00	0.030	0.035	0.039			
е		0.50			0.020				
L			0.425			0.017			
ddd			0.08			0.003			

0.30mm 0.50mm

Figure 54: DFN8 2x2 recommended footprint

6.4 MiniSO8 package information

PIN 1 IDENTIFICATION

SEATING PLANE

Figure 55: MiniSO8 package outline

Table 9: MiniSO8 mechanical data

	Dimensions								
Ref.		Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.			
А			1.1			0.043			
A1	0		0.15	0		0.006			
A2	0.75	0.85	0.95	0.030	0.033	0.037			
b	0.22		0.40	0.009		0.016			
С	0.08		0.23	0.003		0.009			
D	2.80	3.00	3.20	0.11	0.118	0.126			
E	4.65	4.90	5.15	0.183	0.193	0.203			
E1	2.80	3.00	3.10	0.11	0.118	0.122			
е		0.65			0.026				
L	0.40	0.60	0.80	0.016	0.024	0.031			
L1		0.95			0.037				
L2		0.25			0.010				
k	0°		8°	0°		8°			
ccc			0.10			0.004			

6.5 SO8 package information

D hx45'

SEATING PLANE

C GAGE PLANE

Figure 56: SO8 package outline

Table 10: SO8 mechanical data

Ref.	Dimensions						
		Millimeters		Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max	
А			1.75			0.069	
A1	0.10		0.25	0.004		0.010	
A2	1.25			0.049			
b	0.28		0.48	0.011		0.019	
С	0.17		0.23	0.007		0.010	
D	4.80	4.90	5.00	0.189	0.193	0.197	
Е	5.80	6.00	6.20	0.228	0.236	0.244	
E1	3.80	3.90	4.00	0.150	0.154	0.157	
е		1.27			0.050		
h	0.25		0.50	0.010		0.020	
L	0.40		1.27	0.016		0.050	
L1		1.04			0.040		
k	1°		8°	1°		8°	
ccc			0.10			0.004	

6.6 QFN16 3x3 package information

Figure 57: QFN16 3x3 package outline





Table 11: QFN16 3x3 mechanical data

	Dimensios						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.80	0.90	1.00	0.031	0.035	0.039	
A1	0		0.05	0		0.002	
A3		0.20			0.008		
b	0.18		0.30	0.007		0.012	
D	2.90	3.00	3.10	0.114	0.118	0.122	
D2	1.50		1.80	0.059		0.071	
Е	2.90	3.00	3.10	0.114	0.118	0.122	
E2	1.50		1.80	0.059		0.071	
е		0.50			0.020		
L	0.30		0.50	0.012		0.020	

Figure 58: QFN16 3x3 recommended footprint



6.7 TSSOP14 package information

PIN 1 IDENTIFICATION

Figure 59: TSSOP14 package outline

Table 12: TSSOP14 mechanical data

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А			1.20			0.047	
A1	0.05		0.15	0.002	0.004	0.006	
A2	0.80	1.00	1.05	0.031	0.039	0.041	
b	0.19		0.30	0.007		0.012	
С	0.09		0.20	0.004		0.0089	
D	4.90	5.00	5.10	0.193	0.197	0.201	
Е	6.20	6.40	6.60	0.244	0.252	0.260	
E1	4.30	4.40	4.50	0.169	0.173	0.176	
е		0.65			0.0256		
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1.00			0.039		
k	0°		8°	0°		8°	
aaa			0.10			0.004	

7 Ordering information

Table 13: Order codes

Order code	Temperature range	Package	Packaging	Marking
TSZ121ICT		SC70-5	Tape and reel	K44
TSZ121ILT		SOT23-5		K143
TSZ122IQ2T		DFN8 2x2		K33
TSZ122IST	-40 to 125 °C	MiniSO8		K208
TSZ122IDT		SO8		TSZ122I
TSZ124IQ4T		QFN16 3x3		K193
TSZ124IPT		TSSOP14		TSZ124I
TSZ121IYLT (1)		SOT23-5		K192
TSZ122IYDT (2)	40.45.405.00	SO8		K192D
TSZ122IYST (1)	-40 to 125 °C automotive grade	MiniSO8		K192
TSZ124IYPT (1)		TSSOP14		TSZ124IY

 $^{^{(1)}}$ Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q 002 or equivalent.

⁽²⁾Automotive qualification ongoing

8 Revision history

Date	Revision	Changes
16-Aug-2012	1	Initial release.
25-Apr-2013	2	Added dual and quad products (TSZ122 and TSZ124 respectively) Updated title Added following packages: DFN8 2x2, MiniSO8, QFN16 3x3, TSSOP14. Updated Features Added Benefits and Related products Updated Description Updated Table 1 (R_{thja} , ESD) Updated Table 3 (V_{io} , $\Delta V_{io}/\Delta T$, CMR, A_{vd} , ICC, e_n , and C_s) Updated Table 4 (V_{io} , $\Delta V_{io}/\Delta T$, CMR, I_{CC} , e_n , and I_{CC} , I_{CC}
11-Sep-2013	3	Added SO8 package for commercial part number TSZ122IDT Related products: added hyperlinks for TSV71x and TSV73x products. Table 1: updated CDM information Figure 6, Figure 7: updated X-axes titles Figure 12: updated X-axis and Y-axis titles Figure 19: updated title Figure 26: updated X-axis (logarithmic scale) Figure 27 and Figure 28: updated Y-axis titles
23-May-2014	4	Table 1: updated ESD information Table 5: added footnote 3 Table 10: Order codes: added automotive qualification footnotes 1 and 2; updated marking of TSZ122IST. Updated disclaimer
09-May-2016	5	Updated document layout Table 13: "Order codes": added new automotive grade order code TSZ122IYD, updated footnotes of other automotive grade order codes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

